

FISH & RICHARDSON P.C.

2200 Sand Hill Road
Suite 100
Menlo Park, California
94025

Telephone
650 322-5070

Facsimile
650 854-0875

Web Site
www.fr.com

September 29, 1999

Attorney Docket No.: 07575/034001

Box Patent Application

Assistant Commissioner for Patents
Washington, DC 20231

Presented for filing is a new original patent application of:

Applicant: BHIMSEN BHANJOIS, LAKSHMAN NARAYANASWAMY,
SRINIVAS POTHAPRAGADA, NAIDU BOLLINENI,
PRADEEP KANKIPATI
Title: MICROKERNEL FOR REAL TIME APPLICATIONS

Enclosed are the following papers, including all those required to receive a filing date under 37 CFR §1.53(b):

	<u>Pages</u>
Specification	17
Claims	4
Abstract	1
Declaration	2
Drawing(s)	12

Enclosures:

- Assignment cover sheet (1 page), an assignment (3 pages), and a separate \$40 fee.
- Postcard.

Basic filing fee	\$ 760.00
Total claims in excess of 20 times \$18.00	234.00
Independent claims in excess of 3 times \$78.00	78.00
Multiple dependent claims	0.00
Total filing fee:	\$ 1,072.00

"EXPRESS MAIL" Mailing Label Number EL444263148US

Date of Deposit 29 September 1999

FISH & RICHARDSON P.C.

BOX PATENT APPLICATION

September 29, 1999

Page 2

A check for the filing fee is enclosed. Please apply any other required fees or any credits to deposit account 06-1050, referencing the attorney docket number shown above.

If this application is found to be INCOMPLETE, or if a telephone conference would otherwise be helpful, please call the undersigned at 650/322-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

Hans R. Troesch
Fish & Richardson P.C.
2200 Sand Hill Road, Suite 100
Menlo Park, CA 94025

Respectfully submitted,



Bao Q. Tran
Reg. No. 37,955

Enclosures

114392.PAL1

APPLICATION
FOR
UNITED STATES LETTERS PATENT

TITLE: MICROKERNEL FOR REAL TIME APPLICATIONS

APPLICANT: BHIMSEN BHANJOIS, LAKSHMAN NARAYANASWAMY,
SRINIVAS POTHAPRAGADA, NAIDU BOLLINENI, PRADEEP
KANKIPATI

"EXPRESS MAIL" Mailing Label Number EL444263148US

Date of Deposit 29 September 1999

MICROKERNEL FOR REAL TIME APPLICATIONS

BACKGROUND OF THE INVENTION

The invention relates to operating systems with real-time capability.

5 System administration convenience and ease of accessibility have been driving the growth of computer networks. In a computer network, individual user workstations are referred to as clients, and shared resources for filing, printing, data storage and wide-area communications are referred to as servers. Clients and servers are all considered nodes of a network. Client nodes use standard communications protocols to exchange service requests and responses with the servers. The servers in turn execute various processes, as controlled by the servers' operating systems.

10 The operating systems for these servers face a growing need to deliver higher data availability, faster access to shared data, and reduced administrative costs through network data consolidation. Additionally, certain tasks dealing with communications and natural data types such as audio/video streaming require real-time responses. In these applications, if a delay exists in the capture or playback of audio or video data, a user at the client nodes may hear clicks and pops from audio data output and see modulating or jerky video output. Furthermore, a natural playback of audio and video data requires that the audio/video data transmission be synchronized. Hence, in addition to handling requests efficiently, the operating system also
15 needs to provide real-time capabilities.

20 Additionally, the operating system needs to support multitasking. Multitasking and real time processing are attributes of an operating system that are closely related to scheduling. Multitasking is a scheduling scheme that allows the process to work on more than one process or task at a time. Real time processing refers to the scheduling constraint that a process must be
25 scheduled and executed within a predictable period of time because of some external, "real world" timing requirement. Real time processing is important for application programs that execute in predictable period of time. In a multitasking operating system, the operating system

implements a scheduling scheme so that real time applications are scheduled to run in a predictable period of time. To support real time processing, an operating system needs to have some form of preemptive scheduling, that is the process of interrupting a currently running process to run a higher priority process, such as a real time application program. To ensure that the real time application is processed in a predictable period of time, the operating system needs to be able to gain control of the processor, possibly preempting the currently running process, and schedule the real time process regardless of other processes in the system.

A traditional operating system is logically layered and divided into two main portions: the kernel and user programs. The kernel interfaces with and controls the hardware, and also provides the user programs with a set of abstract system services called system calls. The kernel runs at a kernel level, where it can execute privileged operations and allows the kernel to have full control over the hardware as well as user level programs. This centralization provides an environment where all programs share the underlying hardware in a coordinated fashion.

Traditional kernels have been implemented as a monolithic program. More recently, the monolithic kernel has been partitioned into independent modules to enhance flexibility in implementing the operating system as well as to modify various services associated with the kernel. In the microkernel, certain services are migrated outside of the kernel and run at a user level in special server processes. Typically, the microkernel performs only inter-process communication (IPC) and process scheduling. External processes then use these core services to implement the remainder of the operating system functionally. The removal of complexity from the kernel allows a more efficient IPC implementation, that reduces the performance penalty incurred (from communicating with external service-providing processes) such that the microkernel can be comparable in performance to the monolithic kernel.

When a user requests a program to be executed, a new process is created to encompass its execution. The process is a combination of the program plus the current state of its execution that normally includes the values of all variables, as well as the conditions of the hardware (the program counter, registers and condition code, among others and the contents of the address space). The process exists within the system until it terminates, either by itself as designed, by the kernel, or by the request of the user. The process itself is an abstraction. The management of program execution can be controlled by modifying the scheduling priority of processes.

In traditional operating systems including the Unix operating system, the kernel schedules only processes for execution since all system activities, whether user or kernel level, occur within the context of some process. When using traditional time-sharing scheduling policies, processes executing at the user level may be time sliced at any time in order to share the processing resources fairly among all processes. Processes operating at the kernel level are exempt from time slicing. A switch to a different process while executing at the kernel level is typically performed only when the current kernel process explicitly allows it to occur.

As discussed above, there are often times when certain applications demand a different scheduling algorithm than what the operating system provides. Typically, the vendors of the operating systems modify a scheduler to provide a real-time like response, rather than give the flexibility to the user. Other vendors run the real-time kernels as processes under the operating system. However, in such an approach, the scheduler of the time sliced operating system can preempt the real-time kernel at will and defeat the purpose of the real-time nature of the kernels that are running as processes.

SUMMARY OF THE INVENTION

An operating system includes a non-preemptive microkernel executing one or more processes in accordance with a predetermined priority; and one or more kernels adapted to be executed as one or more processes by the non-preemptive microkernel.

Implementations of the invention include one or more of the following. One of the kernels can execute an operating system. The operating system can be a time-sliced operating system such as Unix. Each process has its own stack, and the processes can communicate using one or more messages. Each process also has a unique process identifier (PID). A mailbox connected to a plurality of processes can service messages sent to a single PID. The processes executed by the system never terminate. The kernel executed as a process can be a monolithic kernel or can be a microkernel.

Advantages of the invention include one or more of the following. Real-time applications such as multimedia streaming, voice/audio processing and applications operating with natural data types are supported without allowing other operations to disrupt the capture, delivery or playback of data. No modification to the operating system's scheduling algorithm is needed. Moreover, the operating system applications that are running as processes are protected

without degrading the real-time response capability of the operating system.

The non-preemptive micro kernel that can run other micro kernels or operating systems as processes and protect the nature of that kernel that has piggybacked. For example, a user can run the Unix operating system as a process and schedule Unix to run to protect the nature of all the applications that are running on Unix. When Unix gets control of the computer, it can run applications such as Web CGI scripts to generate network or file system or storage tasks.

The microkernel offers scalability: simply by including or excluding additional microkernel processes, the functionality (and resource requirements) of the operating system could be scaled to address different application needs requiring different operating systems using the same microkernel. The microkernel also offers extensibility achieved by adding specific operating system microkernels running as processes. Moreover, these functionality enhancements can be readily accomplished by the users, rather than requiring (or waiting for) the hardware vendor to implement them. The microkernel also offers a high degree of concurrence, since one operating system microkernel can run as several concurrent processes, it can provide greater concurrence than a single microkernel.

The microkernel may also manage an adaptive file system that is tuned for specific applications. The tuning process is simple, and only requires the user or suitable software to select from a list of options as to the characterization of the processing load.

The resulting server with the microkernel is powerful, scalable and reliable enough to allow users to consolidate their data onto one high performance system instead of scores of smaller, less reliable systems. This consolidation of data resources onto a powerful server brings a number of advantages to the client-server environment. The consolidation of data reduces the need to replicate data and to manage the consistency of the replicated data. Data is available more quickly and reliably than conventional client-server architecture.

Other features and advantages will be apparent from the following description and the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described with respect to particular embodiment thereof, and reference will be made to the drawings, in that:

Fig. 1 is a diagram illustrating a microkernel that manages one or more additional

microkernels as processes.

Fig. 2 is a diagram of tasks executed by the microkernel of Fig. 1.

Fig. 3 is a diagram illustrating the microkernel of Fig. 1 executing another kernel.

Fig. 4 shows communication pathways between requestors and workers.

Fig. 5 is a diagram illustrating the components of a message.

Fig. 6 is a diagram illustrating a message send process.

Fig. 7 is a diagram illustrating a message reply process.

Fig. 8 is a flowchart of a process

Fig. 9 is a diagram illustrating an exemplary application of the microkernel in accordance with the invention.

Fig. 10 is a block diagram of a first computer system that loosely couples a plurality of tightly-coupled processors;

Fig. 11 is a block diagram of a second computer system that loosely couples a plurality of tightly-coupled processors;

Fig. 12 is a block diagram of an n-way processor computer system.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to Fig. 1, various layers executing in a computer environment 100 are shown. The computer environment 100 has a hardware layer 102, a microkernel layer 104, a system call interface layer 106, an application portion 108 and an operating system command/library portion 110.

The microkernel layer 104 interfaces with the hardware layer 102. The microkernel layer 104 runs at a kernel level where the microkernel can execute privilege operations to allow the kernel to have full control over the hardware and user level programs. The application layer portion 108 and the OS command/library portion 110 run at a user level. The user level interacts with the kernel level through various systems call interfaces. The user level executes at an unprivileged execution state of the hardware and thus are executed in a restricted environment, controlled by the microkernel. Hence, the microkernel prevents simultaneously executed programs from interfering with one another either intentionally or maliciously. The microkernel layer 104 executes a non-preemptive microkernel that can run other kernels or microkernels as

processes. As such, the microkernel layer 104 can protect the nature of kernels that have "piggybacked" onto the microkernel layer 104. For instance, the user can run the Unix operating system as a process managed by the microkernel 104.

A process performs a sequence of actions. A processor can perform only one action (of one process) at a time. Each processor can be executing a different process, concurrently. All processes running on a given processor share the same address space, including external variables and program code. Each process has its own stack, i.e., automatic variables and function arguments are local to each process.

A process in this abstraction is very "light weight" compared to a regular Unix process. A process in this abstraction requires as little as a few hundred bytes of memory for the process descriptor and a stack. Many processes can run on each processor. Process switching time is very small because only the stack pointer and caller-saved registers need to be saved and restored. All local processes run in the same address space, so there are no memory maps to switch. The microkernel contributes negligible CPU overhead for single-process applications as well as most multiprocessing applications.

The microkernel 104 is a task-based operating system and executes a plurality of tasks, as shown in Fig. 2. Tasks 120, 122, 124 and 126 are executed in a predetermined priority sequence that is shown in Fig. 2 as priority levels 1 through priority level N. Any of the tasks can be used to execute an operating system kernel or microkernel. Thus, in the exemplary embodiment of Fig. 2, tasks 122 and 124 are processes associated with different operating systems.

The microkernel 104 in effect becomes a "dominant" operating system that loads "sub-dominant" operating systems for execution. Each sub-dominant operating system environment is set up as a process that depends from the dominant operating system. The dominant operating system can run one or more functional processing operations such as networking, file system, and storage. The sub-dominant operating systems in turn run application specific processes such as SNMP decoding, Java bytecode execution or CGI scripting operations.

The relationship between the microkernel 104 and the operating system tasks it supports is show in more detail in Fig. 3. In this exemplary configuration, the microkernel 104 executes task 1 120, the operating system microkernel task 122 and task N 126. The operating system microkernel task 122 in turn runs an operating system such as Unix and a plurality of processes

executed by the operating system of task 122. For instance, the task 122 can execute a parent process 1 130 that can fork and generate one or more child processes 132 that become executed child processes 134. Upon completion of the child processes 134, the child processes become zombie processes 136 and control is returned to the parent process 138. Similarly, the task 122 can execute a parent process 2 140 that can fork and generate one or more child processes 142 that become executed child processes 144. Upon completion of the child processes 144, the child processes become zombie processes 146 and control is returned to the parent process 148.

Referring now to Fig. 4, communications to and from a mailbox 160 are shown. Some applications require several "worker" threads of control to serve messages from other processes, but need a single process identifier (PID) to that those other processes would send the message. For this purpose, a mailbox is used. The mailbox 160 receives incoming messages from a plurality of requests as 150, 152, 154, 156, and 158. The mailbox 160 in turn communicates with a plurality of workers 162, 164, 166, 168 and 170.

In a standard mailbox, a client sends a work request to the manager; the manager then sends the work request to an idle worker. In an inverted mailbox, a client asks the manager for the name of an idle worker and the manager responds to the client with the name of the idle worker; the client then sends the work request directly to the worker, not through the manager.

Mailboxes are created by a process converting itself to a mailbox and messages sent to that PID will queue up at that mailbox. A destination to that a message can be sent, and a sender to that a reply to a message is returned, is identified by a unique 32- bit PID. Definition of one exemplary PID Type is shown below:

/*

* To the user, PIDs are just integers. To the kernel, they
* consist of 8- bits of virtual IPC slot, and 20 bits identifying the
* local process.

*

*/

typedef long K_PID; /* Pid as seen by user. */

typedef struct m16_pid_t { /* Pid as seen by m16 kernel */

unsigned pid_slot: 8;

```

unsigned :4;
unsigned pid_proc: 20;
} M16_PID_T;

```

5

A process can create a new process on the same processor by calling

```
pid = k_create(func, stack_size, priority, arg);
```

where func is a pointer to the function that the process will execute, and arg is an argument, of type long, that is passed to func. stack_size specifies the size in bytes of the process' stack, and priority specifies the process' scheduling priority level.

10

Once a process is created it lives forever. The function executed by a process must never return; however, it may call other functions that return.

The process states include ready, blocked, or waiting. A process is said to be ready if it is able to perform the next action of its program. A process that is not ready is said to be blocked. A process is blocked when it does any one of the following:

15

- sends a message to another process
- waits to receive a message from another process or from the kernel timer service
- waits for a hardware interrupt to occur

When a process requests certain system services, such as registering or looking up process names, the process sends a request to a kernel process; this causes the requesting process to become blocked. When a process becomes ready, it is placed in its processor's ready queue. Processes in the ready queue are ordered from highest to lowest priority. Within each priority level, processes execute in the order in that they became ready.

20

When a process is blocked, it relinquishes the processor, and the processor is allocated to the process at the head of the ready queue. If the ready queue becomes empty, the processor is allocated to the next process to become ready. The microkernel is non-preemptive, so processes give up the CPU only when they block, or when they explicitly request to be preempted.

25

For each way that a process can be blocked, there is a corresponding way that it can become ready:

30

- A process blocked after sending a message becomes ready when some other process replies to

the message

- A process blocked waiting for a message to arrive becomes ready when one does. The message may be from another process, or it may be an alarm message delivered by the kernel.
- A process that is blocked waiting for a hardware interrupt becomes ready when the interrupt occurs.

Fig. 5 shows components associated with a message. A message is a fixed- sized vector containing K_MSG_SIZE bytes of data. The first section of every message is a type field 200 that identify the function requested by the message. Data is stored in a message content area 202. Messages also include private information and may need to obey special alignment required by hardware. An IPC system area 204 is used for local message administration purposes and does not get retrieved by the receiving processor. Only the Message Type and the Message Contents are retrieved by the receiving processor.

All communication between boards is through primitives to send, receive, and reply with their options. When a process sends a message, it goes to sleep. When a reply is sent for that message, the kernel locates the message (via the address contained in the reply message descriptor) and within that message it finds the processing structure. It then links the reply message to the proc structure and places the process on the run queue. Once the process is running, it finds the reply message on its own processing structure.

Fig. 6 illustrate in more detail the use of a message in sending data to a process. As shown therein, the steps are:

1. The sending process (Process- S) does k_alloc_msg() to obtain a message.
2. A message is obtained from a free message list. The microkernel allocates space for additional messages if there are no messages in the freelist. If a message vector cannot be allocated due to insufficient memory, k_alloc_msg() will panic the board. All processes on a processor share the same address space.
3. Process- S creates the message.
4. Messages are sent to a PID. Therefore, the sending process obtains the PID of the receiving process (Process- R). In general, this occurs only at boot- up, since processes never terminate.
5. Process- S sends the message to the PID of Process- R; Process- S blocks waiting for the

reply.

6. The M16 layer on CPU- S pokes a message descriptor (the address of the message) into the FIFO of CPU- R.

7. Poking of the message descriptor into the FIFO of CPU- R causes an interrupt on CPU- R.

8. CPU- R fetches message descriptor from its FIFO.

9. CPU- R does a `k_alloc_msg()` to allocate local space for the message.

10. The receiving processor DMA's the message from the VME space address included in the message descriptor. The message includes the PID of the sender so that the receiving process knows to where to reply.

11. CPU- R passes the local- space address of message to Process- R.

12. Process- R has been sleeping at `k_receive()` (I. e., blocked) waiting for a message; receipt of message causes Process- R to become ready.

13. Process- R does the processing requested in the message.

14. Process- R sends a reply (this does not cause Process- R to block). In this example, Process- R returns to sleeping at `k_receive()`, blocked until the next message arrives.

Fig. 7 shows a corresponding message reply process from a process. As shown in Fig. 7, the steps are:

14. Process- R sends a reply (this does not cause Process- R to block). In this example, Process- R returns to sleeping at `k_receive()`, blocked until the next message arrives.

15. M16- R DMA's message back to original M16- S/ Process- S message space and does a `k_free_msg()` to free local message space.

16. M16- R pokes ACK message descriptor into FIFO- S.

17. Poking of message into FIFO causes an interrupt on CPU- S.

18. CPU- S fetches message descriptor from its FIFO.

19. M16- S notifies Process- S of the reply.

20. Process- S has been blocked waiting for the reply; receipt of the reply causes Process- S to become ready.

21. Process- S runs, using information in the reply message.

22. Free message.

Figure 8 shows a flowchart for executing processes using the microkernel. First, a workload such as a system trap or error is initiated over a network (step 300). The process of Fig. 8 determines whether any functional multi-processing (FMP) services are needed (step 302). These services include services that handle NFS, CIFS, FTP or HTTP, among others. If FMP services are required, the process of Fig. 8 schedules the FMP processes as required (step 304). From step 304, the process determines whether applications services are needed (step 306). If not, the resulting workload is sent to another functional processor for handling (step 308).

From step 302, if an FMP service is not needed, the process of Fig. 8 transitions to step 310 where it schedules the request as a dependent operating system process. Similarly, from step 306, if an application service is needed, the process of Fig. 8 schedules the request as a dependent operating system process (step 310). From step 310, the process of Fig. 8 proceeds to step 308 to output the workload to another processor.

Figure 9 shows an exemplary microkernel configuration that is optimized to a telecommunications application. In Figure 9, a computer 330 executes a microkernel 332, that in this case is a network attached storage (NAS) management module. The microkernel 332 in turn executes one or more dependent operating systems 334, that in this case is a switch operating system. The switch operating system provides switch/router management services. The switch operating system in turn supervises ports that can be Fiber Distributed Data Interface (FDDI) ports 336, Ethernet ports 338 or Asynchronous Mode Transfer (ATM) ports 340.

Figure 10 shows a computer system 100 that loosely couples a plurality of tightly coupled processors in collectively providing a high performance server. The system 100 has a plurality of processors 102-118, 122-128 and 132-138. Each of the processors 102-118, 122-128 and 132-138 communicates over a high speed interconnect bus 130. A memory array 120 is also connected to the bus 130. Additionally, a host processor 132 communicates with processors 102-118, 122-128 and 132-138 over the bus 130. The memory can be local to a set of multiprocessor nodes 102-118, 122-128 and 132-138.

Figure 11 shows a computer system 101 that loosely couples a plurality of tightly coupled processors, each with its own memory. As in Figure 10, the system 101 has a plurality of processors 102-118, 122-128 and 132-138 that communicates over the high speed interconnect bus 130. A memory subsystem 103 is locally connected to multiprocessor nodes

102-118, while memory subsystems 105 and 107 are locally connected to multiprocessor nodes 122-128 and 132-138, respectively.

In Figures 10 and 11, the interconnect bus 130 may be a GTL+ bus, or may be a computer bus such as a PCI bus, a SCSI bus, or a Scalable Coherent Interface (SCI) bus that is a distributed interconnect bus on both GTL and SCI. The interconnect between nodes can be a local area network or a wide area network (LAN/WAN).

In one embodiment, the bus 130 is a 100Mhz Slot 2 system bus that enables processors such as the Pentium II Xeon processors to be "multiprocessor ready." The bus 130 has a synchronous, latched bus protocol that allows a full clock cycle for signal transmission and a full clock cycle for signal interpretation and generation. This protocol simplifies interconnect timing requirements and supports 100Mhz system designs using conventional interconnect technology. Low-voltage-swing AGTL+ I/O buffers support high frequency signal communications between many loads. In this embodiment, the processor supports ECC on the data signals for all L2 cache bus and system bus transactions, automatically correcting single-bit errors and alerting the system to any double-bit errors such that mission-critical data are protected. The processor also supports full Functional Redundancy Checking (FRC) to increase the integrity of critical applications. Full FRC compares the outputs of multiple processors and checks for discrepancies. In an FRC pair, one processor acts as a master, the other as a checker. The checker signals the system if it detects any differences between the processors' outputs.

In a second embodiment using the SCI bus, the interconnect bus 130 may be deployed using a number of topologies, including a ring configuration where subsystems are connected as a ring that is not hot-pluggable. Alternatively, the interconnect bus 130 may be a multi-ported switch where each subsystem is on its own SCI ring and therefore can be hot plugged. Additional port switches can be used to allow the system to improve the bandwidth. The standard SCI interconnect uses five meter point to point cabling with two fifty pin very high density Small Computer System Interface (SCSI) style connectors for both the input and output of the SCI interconnect 130.

Also attached to the interconnect bus 130 can be a host processor 132. The host processor 132 runs an operating system such as Windows-NT, available from Microsoft Corp. of Redmond, Washington, or Solaris UNIX operating system, available from Sun Microsystems of

Mountain View, California. The host processor 132 provides a platform for network and system administration, backup and archive operations, database management, and other applications. Functions such as network information services (NIS) and network lock manager (NLM) can also be executed on the host processor 132.

5 The interconnect bus 130 supports booting of processors from the host processor 132 or a master control processor. Generally, an on-board Basic Input/Output System (BIOS) initializes the processors on the bus 130 and configures it to participate on the bus 130. From there, the presence of all processors is detected by the host or control processor 132, where a configuration utility takes over, as described in more detail below.

10 To further improve reliability, other components in the system of Figure 10, such as the processors 102-108, 122-128 and 137-138, may monitor the status of the host or control processor 132 and determine when the host or control processor 132 is inoperative. If the host processor 132 is hung, the processors 102-108, 122-128 and 137-138 can force the host or control processor 132 to reboot. In this event, the processors retain any state information the host or control processor 132 requires such as the state of the network interface cards while the host or control processor 132 boots. New status messages are saved and forwarded to the host or control processor 132 after the reboot is complete. New mount request and NIS queries are serviced as soon as the reboot is complete. In a similar manner, in the event that one of the processors 102-108, 122-128 and 137-138 fails, the computer system 100 of Figure 10 continues to operate without failing.

20 As shown in Figure 10, the server system 100 is a loosely coupling of processors that cooperate with each other in performing server related functions, for example network processing, file processing, storage processing, and application processing. Due to the loosely coupled nature of the multiprocessor nodes, processors 102-108, for example, can reboot on their own due to a failure and still come back to serve their designated functionalities. The heterogeneous coupling of the processors 102-118, 122-128 and 132-138 provides a user with the flexibility to grow the processing power of the server system 100 as required for a specific application. For instance, certain applications require more processing power for network processing and thus more processors should be dedicated toward network processing. Other applications may require more processing power for file and storage processing and more

processors should be dedicated toward these tasks.

The hybrid multi-processing or heterogeneous coupling of processors of Figures 10 and 11 allows the user to robustly grow the processing power of the server systems 100 and 101.

Each processor in the n-way processors can be a:

1. Network processor;
2. File Processor;
3. Storage Processor;
4. Network and File Processor;
5. Network and Storage Processor (SAS);
6. Storage and File Processor;
7. Network, Storage and File Processor (NAS); or
8. Application Processor.

Each configured network processor has a read cache for buffering previous requests for data from clients. Each network processor also has a mount table for routing data request messages to their appropriate destinations. Thus, with the mount table, the network processor can directly forward a request to an appropriate file processor(s), based on pre-determined criteria.

Each configured file processor has a metadata cache that contains file management information, including a directory name look up table, among others. The directory name look up table is used to speed up directory look ups, as Unix file system (UFS) directories are flat and much be searched sequentially. Further, the directory name look up table maintains hits and misses for short file names. In the directory name look up the structures are kept in a least recently used (LRU) order and maintained as a hashed table.

When configured as a storage processor (SP), each processor has a write cache that buffers write requests to the respective disk drives to increase I/O data transfer performance and decrease acknowledgment latencies. Due to the architecture, the network processors can individually access any of the file processors. Furthermore, each of the file processors can go through a storage processor and a disk to retrieve information requested by the client.

The network processors provide all protocol processing between the network layer data

format and an internal file server format for communicating client requests to other processors in the system. Only those data packets that cannot be interpreted by the network processors, for example client requests to run a client-defined program on the server, are transmitted to the host or control processor 132 for processing. Thus the network processors, file processors and storage processors contain only small parts of an overall operating system, and each is optimized for the particular type of work to that it is dedicated.

Although the FPs are shown apart from the SPs, the FPs can be combined pairwise with their respective SPs. For instance, the combination of one FP and one SP creates a file storage processor (FSP).

The application processor can run any of the shelf operating system. This processor can also run specific applications. For example, the application processor can run dynamic loading of web pages or process voice and video mail management or can run Solaris or NT and can handle generic applications.

The architectures of Figures 10 and 11 are advantageous in that the host or control processor 132 provides a single point of administration for system utilities and tools, including monitoring, updating, backing-up and tuning software. The architecture further takes advantage of processors that are dedicated and optimized for specific tasks. As function-specific caches are provided with each processor, through-put is further increased. Additionally, the dedicated processors can transfer data with relatively low communication overheads. The resulting system is powerful, scalable and reliable enough to allow users to consolidate their data onto one high performance system that can provide data more quickly and reliably than a conventional client/server architecture.

Fig. 12 shows a block diagram of a computer system 500. The computer system 500 has a plurality of processors 502-508. Each of processors 502-508 has an associated voltage regulation module (VRM) 522, 526, 532 and 534, respectively. Additionally, processors 502 and 504 have Level 2 (L2) caches that are supported by an L2 VRM 524. Similarly, processors 506 and 508 have L2 caches that are supported by an L2 VRM 530. Moreover, processors 502-508 communicate over a high speed host bus 520. In an embodiment, the host bus 520 is a GTL+ bus operating at 100 MHZ. Also connected to the host bus 520 is a memory input output controller 550. The memory input output controller 550 controls a memory array 552 over a

high speed bus that may also be a GTL+ bus.

The memory input output control of 550 is also connected to a PCI expansion bridge (PXB) 554. The PXB 554 drives a first PCI bus (PCI-A) bus 556. Connected to the PCI-A bus 556 are a video controller 560 and a video memory 562. The video memory 562 may be a synchronous graphics random access memory (SGRAM).

Also connected to the PCI-A bus 556 is a programmable interrupt device (PID) 564. The PID 564 controls an advanced processor interrupt controller (APIC) bus 518. The bus 518 communicates with each of CPUs 502-508. Interrupts are managed and broadcasted to local APICs in each of processors 502-508. The PID 564 monitors each interrupt on each PCI device, including PCI slots 566-570 in addition to compatible interrupts IRQ0-IRQ15, and on occurrence of an interrupt, sends a message corresponding to the interrupt across a three wire serial interface to the local APICs. The APIC bus 518 minimizes interrupt latency for compatibility between the interrupt sources. The PID 564 can also supply more than 16 interrupt levels to processes 502-508. The APIC bus 518 has an APIC clock and two bidirectional data lines. The interrupts can be disabled and all processor nodes can poll each I/O device for its status. For example, each processor node can poll a status bit of a receive/transmit buffer on the NIC to determine whether a packet has been received or transmitted.

The PCI-A bus 556 is also connected to a narrow small computer system interface (SCSI) interface 558. The SCSI interface 558 in turn controls one or more data storage devices 559. The narrow SCSI host adaptor may be a Symbios SYM53C810AE, that contains a high performance SCSI core capable of fast 8-byte SCSI transfers in single-ended mode.

Also connected to the PCI-A bus 556 is a bridge to an ISA input output subsystem (PIIX4) 572. The PIIX4 provides an IDE floppy controller 574, a universal serial bus (USB) controller 576, a baseboard management controller (BMC) 578, a flash memory 582 for BIOS ROM and extension storage, and an ISA slot. The PIIX4 572 also communicates with a Super Input/Output device 586 that drives a floppy drive 588, a keyboard/mouse port 590, a parallel port 592 and one or more serial ports 594.

The PXB 554 also provides a second PCI bus (PCI-B) 600. The PCI-B bus 600 has a plurality of PCI-B slots 602, 608. Also, PCI-B bus 600 is connected to a wide SCSI controller 610. The wide SCSI controller 610 may be a Symbios SYM53C896 dual channel LVD/SE

(Ultra 2/Ultra) SCSI controller. The wide SCSI controller 610 in turn drives one or more data storage devices 612.

The above described software can be implemented in a high level procedural or object-oriented programming language to operate on a dedicated or embedded system.

5 However, the programs can be implemented in assembly or machine language, if desired. In any case, the language may be a compiled or interpreted language.

Each such computer program can be stored on a storage medium or device (e.g., CD-ROM, hard disk or magnetic diskette) that is readable by a general or special purpose programmable computer for configuring and operating the computer when the storage medium or device is read by the computer to perform the procedures described. The system also may be
10 implemented as a computer-readable storage medium, configured with a computer program, where the storage medium so configured causes a computer to operate in a specific and predefined manner.

While the invention has been shown and described with reference to an embodiment thereof, those skilled in the art will understand that the above and other changes in form and detail may be made without departing from the spirit and scope of the following claims.
15

Other embodiments are within the scope of the following claims.

What is claimed is:

- 1 1. An operating system, comprising:
2 a non-preemptive microkernel executing one or more processes in accordance with a
3 predetermined priority; and
4 one or more kernels adapted to be executed as one or more processes by the non-
5 preemptive microkernel.
- 1 2. The operating system of claim 1, wherein one of the kernels execute an operating system
2 as a dependent process.
- 1 3. The operating system of claim 2, wherein the operating system is a time-sliced operating
2 system or a microkernel.
- 1 4. The operating system of claim 2, wherein the operating system is Unix.
- 1 5. The operating system of claim 1, wherein each process has its own stack.
- 1 6. The operating system of claim 1, wherein the processes communicate using one or more
2 messages.
- 1 7. The operating system of claim 1, wherein each process has a unique process identifier
2 (PID).
- 1 8. The operating system of claim 7, further comprising a mailbox coupled to a plurality of
2 processes to service messages sent to a single PID.
- 1 9. The operating system of claim 1, wherein the processes never terminate.
- 1 10. The operating system of claim 1, wherein one of the kernels is a microkernel.

- 1 11. A method for operating a computer system, comprising:
2 managing one or more processes with a non-preemptive microkernel, the microkernel
3 running the one or more processes in accordance with a predetermined priority; and
4 executing one or more kernels as one or more processes managed by the non-preemptive
5 microkernel.
- 1 12. The method of claim 11, further comprising executing an operating system in one of the
2 microkernels as a dependent process.
- 1 13. The method of claim 12, wherein the operating system is a time-sliced operating system
2 or a microkernel.
- 1 14. The method of claim 12, wherein the operating system is Unix.
- 1 15. The method of claim 11, wherein each process has its own stack.
- 1 16. The method of claim 11, further comprising performing inter-process communication
2 using one or more messages.
- 1 17. The method of claim 11, wherein each process has a unique process identifier (PID).
- 1 18. The operating system of claim 17, further comprising servicing messages sent to a single
2 PID by a plurality of processes using a mailbox.
- 1 19. The method of claim 11, further comprising executing the processes without termination.
- 1 20. The method of claim 11, further comprising executing a microkernel in one of the
2 kernels.

1 21. A computer system, comprising:
2 means for managing one or more processes with a non-preemptive microkernel, the
3 microkernel running the one or more processes in accordance with a predetermined priority; and
4 means for executing one or more kernels as one or more processes managed by the non-
5 preemptive microkernel.

1 22. The system of claim 21, further comprising means for executing an operating system in
2 one of the microkernels.

1 23. The method of claim 12, wherein the operating system is a time-sliced operating system.

1 24. The method of claim 12, wherein the operating system is Unix.

1 25. The system of claim 21, wherein each process has its own stack.

1 26. The system of claim 21, further comprising means for performing inter-process
2 communication using one or more messages.

1 27. The system of claim 21, wherein each process has a unique process identifier (PID).

1 28. The operating system of claim 17, further comprising means for servicing messages sent
2 to a single PID by a plurality of processes using a mailbox.

1 29. The system of claim 21, further comprising means for executing the processes without
2 termination.

1 30. The system of claim 21, further comprising means for executing a microkernel in one of
2 the kernels.

1 31. A computer, comprising:

an interconnect bus;

one or more processors coupled to the interconnect bus and adapted to be configured for server specific functionalities including network processing, file processing, storage processing and application processing;

a configuration processor coupled to the interconnect bus and to the processors, the configuration processor dynamically assigning processor functionalities upon request;

one or more data storage devices coupled to the processors and managed by a file system;

a non-preemptive microkernel executing one or more processes in accordance with a predetermined priority; and

one or more kernels adapted to be executed as one or more processes by the non-preemptive microkernel.

32. The computer of claim 31, wherein the microkernel executes an operating system as a dependent process.

33. The computer of claim 31, wherein the microkernel executes a network switch operating system as a dependent process

ABSTRACT

An operating system includes a non-preemptive microkernel executing one or more processes in accordance with a predetermined priority; and one or more kernels adapted to be executed as one or more processes by the non-preemptive microkernel.

5

113212.PAL1

Formula	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
Formula	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100

FIG. 1 is a block diagram of a system architecture 100. The architecture 100 includes a hardware layer 102, a microkernel layer 104, a system call interface layer 106, and an application layer 108. The application layer 108 is divided into two sections: Application 108 and OS Commands/Libraries 110. The hardware layer 102 is at the bottom, followed by the microkernel layer 104, then the system call interface layer 106, and finally the application layer 108 at the top. The application layer 108 is further divided into two sections: Application 108 and OS Commands/Libraries 110.




FIG. 1




FIG. 2

FIG. 3 is a block diagram of a system architecture showing a Micro Kernel (104) at the base, which interfaces with Task 1 (120) and Task N (126). Task 1 (120) is connected to an Operating System Microkernel Task A (122). This task (122) manages the execution of processes. It shows a sequence where a Parent Process 1 (130) forks a Child Process (132). The Child Process (132) then executes (exec ve) and becomes a Child Process (134). This Child Process (134) eventually exits (exit) and becomes a Zombie Process (136). The Zombie Process (136) is then reaped by the Parent Process 1 (130), which becomes Parent Process 1 (138). A similar sequence is shown for Task N (126), where a Parent Process 1 (140) forks a Child Process (142), which executes (exec ve) to become a Child Process (144), then exits (exit) to become a Zombie Process (146), which is reaped by the Parent Process 1 (140) to become Parent Process 1 (148). Ellipses (•••) indicate that multiple such process sequences can exist within the Operating System Microkernel Task A (122).




FIG. 3

FIG. 4 is a block diagram of a mailbox system. The diagram shows a central mailbox (160) receiving requests (150, 152, 154, 156, 158) and distributing them to workers (162, 164, 166, 168, 170). The requests are labeled Request 1, Request 2, Request 3, Request 4, and Request N. The workers are labeled Worker 1, Worker 2, Worker 3, Worker 4, and Worker N. The mailbox is labeled Mailbox. The diagram is titled M16 Mailbox - Standard.




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11

FIG. 12 is a block diagram of a system architecture 500. The system architecture 500 includes a plurality of CPUs (CPU #1, CPU #2, CPU #3, CPU N) connected to a common bus 520. Each CPU is associated with a VRM (Voltage Regulator Module) and a cache (L2 VRM). The system architecture 500 also includes a Memory 552, a MIOC 550, a PXB 554, a PIIX4 572, a BMC 578, a FLASH 582, a SUPER I/O 586, and various peripheral devices (Floppy Drive, Keyboard, Mouse, Parallel Port, Serial Ports). The system architecture 500 is connected to a network (W) via a SCSI interface 610 and a NIC 604. The system architecture 500 is also connected to a storage device 612 via a SCSI interface 610.




FIG. 12

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled MICROKERNEL FOR REAL TIME APPLICATIONS, the specification of which

■ is attached hereto.

☐ was filed on _____ as Application Serial No. _____
and was amended on _____.

☐ was described and claimed in PCT International Application No. _____
filed on _____ and as amended under
PCT Article 19 on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose all information I know to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: Hans R. Troesch, Reg. No. 36,950, Roger S. Borovoy, Reg. No. 20,193, Mark D. Kirkland, Reg. No. 40,048, David J. Goren, Reg. No. 34,609, Bao Q. Tran, Reg. No. 37,966, Elizabeth Chien-Hale, Reg. No. 44,077.

Address all telephone calls to Bao Q. Tran at telephone number 650/322-5070.

Address all correspondence to Hans R. Troesch, Fish & Richardson P.C., 2200 Sand Hill Road, Suite 100, Menlo Park, CA 94025.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Full Name of Inventor: Bhimsen Bhanjois

Inventor's Signature: Bhimsen Date: September 14, 1999

Residence Address: Santa Clara, California

Citizen of: India

Post Office Address: 444 Saratoga Avenue, Apt. 40-B, Santa Clara, California 95050

COMBINED DECLARATION AND POWER OF ATTORNEY CONTINUED

Full Name of Inventor: Lakshman Narayanaswamy

Inventor's Signature:  Date: Sept 7th, 99

Residence Address: Santa Clara, California

Citizen of: India

Post Office Address: 131 Warren Drive, #1, Santa Clara, California 95051

Full Name of Inventor: Srinivas Pothapragada


Inventor's Signature:  Date: Sept 8th 99

Residence Address: Hyderabad, India

Citizen of: India

Post Office Address: 10-3-14/A/1/1, Humayun Nagar, Hyderabad, India 500-028

Full Name of Inventor: Naidu Bollineni

Inventor's Signature:  Date: Sept 7th, 1999.

Residence Address: Sunnyvale, California

Citizen of: India

Post Office Address: 201 West California Avenue, #1403, Sunnyvale, California 94086

Full Name of Inventor: Pradeep Kankipati

Inventor's Signature:  Date: 9/7/99

Residence Address: San Jose, California

Citizen of: India

Post Office Address: 4211 Norwalk Drive, #CC110, San Jose, California 95129

113352 PAL1